sv2v/test/core/package_enum_5.v

7 lines
155 B
Verilog

module top;
localparam W = 4;
localparam A = 4'b1010;
localparam B = 4'b0101;
initial $display("%d %d %d %b %b", W, W, W, A, B);
endmodule