sv2v/test/core/package_enum_1.v

6 lines
95 B
Verilog

module top;
wire [2:0] test;
assign test = 3'd0;
initial $display(test);
endmodule