mirror of https://github.com/zachjs/sv2v.git
6 lines
95 B
Verilog
6 lines
95 B
Verilog
|
module top;
|
||
|
|
wire [2:0] test;
|
||
|
|
assign test = 3'd0;
|
||
|
|
initial $display(test);
|
||
|
|
endmodule
|