sv2v/test/core/generate_if_scope.v

10 lines
154 B
Verilog

module top;
parameter WIDTH = 5;
reg [WIDTH-1:0] x, y;
if (WIDTH > 0)
initial
x = 0;
initial
y = 0;
endmodule