sv2v/test/core/case_inside_cast.v

7 lines
100 B
Verilog

module top;
initial begin
$display("good");
$display("good");
end
endmodule