mirror of https://github.com/zachjs/sv2v.git
7 lines
100 B
Verilog
7 lines
100 B
Verilog
|
module top;
|
||
|
|
initial begin
|
||
|
|
$display("good");
|
||
|
|
$display("good");
|
||
|
|
end
|
||
|
|
endmodule
|