sv2v/Language/SystemVerilog.hs

-- | A parser for SystemVerilog.
module Language.SystemVerilog
  ( module Language.SystemVerilog.AST
  , module Language.SystemVerilog.Parser
  ) where

import Language.SystemVerilog.AST
import Language.SystemVerilog.Parser