mirror of https://github.com/zachjs/sv2v.git
10 lines
225 B
Haskell
10 lines
225 B
Haskell
|
-- | A parser for SystemVerilog.
|
||
|
|
module Language.SystemVerilog
|
||
|
|
( module Language.SystemVerilog.AST
|
||
|
|
, module Language.SystemVerilog.Parser
|
||
|
|
) where
|
||
|
|
|
||
|
|
import Language.SystemVerilog.AST
|
||
|
|
import Language.SystemVerilog.Parser
|
||
|
|
|