sv2v/test/error/interface_excess_ports.sv

9 lines
142 B
Systemverilog

interface Interface(input a, output b);
assign b = a;
endinterface
module top;
logic a, b, c;
Interface intf(a, b, c);
endmodule