sv2v/test/error/dangling_stmt.sv

5 lines
46 B
Systemverilog

module top;
logic y;
y = 1;
endmodule