mirror of https://github.com/zachjs/sv2v.git
5 lines
46 B
Systemverilog
5 lines
46 B
Systemverilog
|
module top;
|
||
|
|
logic y;
|
||
|
|
y = 1;
|
||
|
|
endmodule
|