mirror of https://github.com/zachjs/sv2v.git
- automatic pass-through test suite coverage - fix codegen for interface based typedefs - allow declaration of generic interface ports in module body - fix codegen for comments within for loop initialization - fix codegen of class param decls |
||
|---|---|---|
| .. | ||
| SystemVerilog | ||
| SystemVerilog.hs | ||