sv2v/test/error/lhs_pattern.sv

5 lines
84 B
Systemverilog

module top;
logic x, y, z;
assign {<< {x, '{y:y, z:z}}} = 3'b101;
endmodule