sv2v/test/error/lhs_expr.sv

5 lines
72 B
Systemverilog

module top;
logic x;
assign {<< {x, 2'b00}} = 3'b101;
endmodule