sv2v/test/error/lhs_expr.sv

module top;
    logic x;
    assign {<< {x, 2'b00}} = 3'b101;
endmodule