mirror of https://github.com/zachjs/sv2v.git
5 lines
72 B
Systemverilog
5 lines
72 B
Systemverilog
|
module top;
|
||
|
|
logic x;
|
||
|
|
assign {<< {x, 2'b00}} = 3'b101;
|
||
|
|
endmodule
|