mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
Zachary Snow
67466eaa60
- module instances with modport bindings are now inlined - support for modports in generate loops - support for generic interfaces - implied modport instance propagation - add error message for interface instances missing port list
31 lines
778 B
Verilog
31 lines
778 B
Verilog
module top;
|
|
generate
|
|
begin : x
|
|
integer x;
|
|
function z;
|
|
input x;
|
|
z = ~x;
|
|
endfunction
|
|
end
|
|
endgenerate
|
|
initial x.x = 1;
|
|
generate
|
|
begin : y
|
|
function z;
|
|
input x;
|
|
z = x;
|
|
endfunction
|
|
integer x = 0;
|
|
initial begin
|
|
#1;
|
|
$display("x = %b", x);
|
|
$display("z(x) = %b", z(x));
|
|
$display("y.x = %b", top.x.x);
|
|
$display("y.z(x) = %b", top.x.z(x));
|
|
$display("y.z(y.x) = %b", top.x.z(top.x.x));
|
|
$display("y.z(z(y.x)) = %b", top.x.z(z(top.x.x)));
|
|
end
|
|
end
|
|
endgenerate
|
|
endmodule
|