mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
Zachary Snow
67466eaa60
- module instances with modport bindings are now inlined - support for modports in generate loops - support for generic interfaces - implied modport instance propagation - add error message for interface instances missing port list
24 lines
516 B
Verilog
24 lines
516 B
Verilog
module top;
|
|
wire x = 1;
|
|
generate
|
|
begin : f
|
|
wire x;
|
|
begin : a
|
|
wire x;
|
|
initial begin
|
|
$display("bar got %b", x);
|
|
end
|
|
end
|
|
assign a.x = x;
|
|
begin : b
|
|
wire x;
|
|
initial begin
|
|
$display("bar got %b", x);
|
|
end
|
|
end
|
|
assign b.x = ~x;
|
|
end
|
|
assign f.x = x;
|
|
endgenerate
|
|
endmodule
|