mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
Zachary Snow
67466eaa60
- module instances with modport bindings are now inlined - support for modports in generate loops - support for generic interfaces - implied modport instance propagation - add error message for interface instances missing port list
13 lines
211 B
Verilog
13 lines
211 B
Verilog
module ModuleC;
|
|
wire y;
|
|
assign y = 1;
|
|
initial $display("ModuleB %b", y);
|
|
wire x;
|
|
assign x = 0;
|
|
initial $display("ModuleA %b", x);
|
|
endmodule
|
|
|
|
module top;
|
|
ModuleC module_c();
|
|
endmodule
|