sv2v/test/error/interface_param_mismatch_ex...

9 lines
130 B
Systemverilog

interface Interface;
parameter T = 0;
logic [T-1:0] x;
endinterface
module top;
Interface #(logic) intf();
endmodule