mirror of https://github.com/zachjs/sv2v.git
9 lines
130 B
Systemverilog
9 lines
130 B
Systemverilog
|
interface Interface;
|
||
|
|
parameter T = 0;
|
||
|
|
logic [T-1:0] x;
|
||
|
|
endinterface
|
||
|
|
|
||
|
|
module top;
|
||
|
|
Interface #(logic) intf();
|
||
|
|
endmodule
|