sv2v/test/error/enum_range_zero.sv

7 lines
110 B
Systemverilog

// pattern: expected a positive number, but found zero
module top;
enum {
A[0]
} x;
endmodule