sv2v/test/error/enum_range_zero.sv

7 lines
110 B
Systemverilog
Raw Normal View History

2021-12-10 21:16:34 +01:00
// pattern: expected a positive number, but found zero
module top;
enum {
A[0]
} x;
endmodule