mirror of https://github.com/zachjs/sv2v.git
7 lines
110 B
Systemverilog
7 lines
110 B
Systemverilog
|
|
// pattern: expected a positive number, but found zero
|
||
|
|
module top;
|
||
|
|
enum {
|
||
|
|
A[0]
|
||
|
|
} x;
|
||
|
|
endmodule
|