sv2v/test/error/interface_modport_missing.sv

16 lines
212 B
Systemverilog

interface Interface;
logic x;
endinterface
module Module(i, j);
Interface i;
logic j;
assign i.x = j.x;
endmodule
module top;
Interface i();
Interface j();
Module m(i, j);
endmodule