sv2v/test/lex/line.v

9 lines
206 B
Verilog

module top;
initial begin
$display("line.sv", `__LINE__);
$display("fake.v", 102);
$display("via include: ", "./line.vh", 1);
$display("line.vh", 201);
end
endmodule