sv2v/test/core/struct_nested_cast.v

8 lines
105 B
Verilog

module top;
reg w;
initial begin
w <= 1'b1;
$display("%b", w);
end
endmodule