sv2v/test/core/struct_array_inline.v

9 lines
144 B
Verilog

module top;
initial begin
$display(1'b0);
$display(1'b0);
$display(1'b1);
$display(1'b0);
end
endmodule