sv2v/test/core/package_self_reference_shad...

6 lines
103 B
Verilog

module top;
localparam Foo = 1;
localparam Bar = 2;
initial $display(Foo + Bar);
endmodule