sv2v/test/core/output_implicit.sv

5 lines
72 B
Systemverilog

module mod(output x, y);
initial x = 1;
assign y = 1;
endmodule