sv2v/test/core/output_implicit.sv

module mod(output x, y);
    initial x = 1;
    assign y = 1;
endmodule