sv2v/test/core/interface_struct_label.v

4 lines
61 B
Verilog

module top;
initial $display("%0d %0d", 1, 1);
endmodule