sv2v/test/core/input_reg.sv

module Example(
    input reg inp,
    output reg out
);
    assign out = ~inp;
endmodule