sv2v/test/core/implicit_net_reset.sv

7 lines
91 B
Systemverilog

`default_nettype none
`resetall
module top;
assign y = 1;
assign x = ~y;
endmodule