sv2v/test/core/function_range_cast.v

4 lines
49 B
Verilog

module top;
wire [31:0] x = 1'sb1;
endmodule