sv2v/test/core/func_no_asgn.v

5 lines
55 B
Verilog

module top;
wire x;
assign x = 1'bx;
endmodule