sv2v/test/core/func_no_asgn.sv

9 lines
150 B
Systemverilog

module top;
function automatic bit foo;
input integer x;
// no return
endfunction
bit x;
assign x = foo(0);
endmodule