sv2v/test/core/enum_dupe_tb.v

5 lines
58 B
Verilog

module top;
ExampleA a();
ExampleB b();
endmodule