luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/core/cast_top_item_tb.v

8 lines
130 B
Verilog
Raw Permalink Blame History

module top;
genvar i;
generate
for (i = 1; i < 32; i = i + 1)
mod #(i) m();
endgenerate
endmodule
Reference in New Issue View Git Blame Copy Permalink