sv2v/test/core/cast_literal.sv

8 lines
168 B
Systemverilog

`define TEST(size, literal) \
$display(`"size'(literal) = %b`", size'(literal));
module top;
initial begin
`include "cast_literal.vh"
end
endmodule