mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-31 01:34:16 +02:00
6 lines
117 B
Systemverilog
6 lines
117 B
Systemverilog
// pattern: cannot convert expression to LHS
|
|
module top;
|
|
logic x;
|
|
assign {<< {x, 2'b00}} = 3'b101;
|
|
endmodule
|