Files

6 lines
117 B
Systemverilog
Raw Permalink Normal View History

// pattern: cannot convert expression to LHS
2020-12-03 19:02:33 -07:00
module top;
logic x;
assign {<< {x, 2'b00}} = 3'b101;
endmodule