mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 17:31:40 +02:00
4 lines
39 B
Verilog
4 lines
39 B
Verilog
module top;
|
|
wrap wrap();
|
|
endmodule
|