mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
7 lines
123 B
Systemverilog
7 lines
123 B
Systemverilog
module top;
|
|
parameter W = 8;
|
|
logic [W - 1:0] x, y;
|
|
assign y = {<<{x}};
|
|
initial x = 8'b1101_0100;
|
|
endmodule
|