mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
7 lines
112 B
Verilog
7 lines
112 B
Verilog
module top;
|
|
wire P_T;
|
|
assign P_T = 0;
|
|
initial $display("%b", P_T);
|
|
reg [1:0] P_U = 0;
|
|
endmodule
|