Files
sv2v/test/core/edge.sv
2022-02-16 12:01:58 +01:00

9 lines
213 B
Systemverilog

module mod(input clk);
always @(posedge clk)
$display($time, "posedge");
always @(negedge clk)
$display($time, "negedge");
always @(edge clk)
$display($time, "edge");
endmodule