mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
3 lines
77 B
Verilog
3 lines
77 B
Verilog
`define ALWAYS(trigger) always @(trigger, start)
|
|
`include "always_prefix.vh"
|