Files

3 lines
77 B
Verilog
Raw Permalink Normal View History

2023-12-26 09:21:19 -07:00
`define ALWAYS(trigger) always @(trigger, start)
`include "always_prefix.vh"