mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-05 01:03:02 +02:00
convert logics with initial values to regs, not wires
This commit is contained in:
@@ -1,4 +1,4 @@
|
||||
module top;
|
||||
wire [32*3-1:0] s = {32'd1, 32'd2, 32'd3};
|
||||
reg [32*3-1:0] s = {32'd1, 32'd2, 32'd3};
|
||||
initial #1 $display("%b %b %b %b", s, s[64+:32], s[32+:32], s[0+:32]);
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user