mirror of https://github.com/zachjs/sv2v.git
interface inlining records decls with attrs
This commit is contained in:
parent
5374679e4b
commit
24ab7aee24
|
|
@ -18,6 +18,8 @@
|
|||
left-hand side of an assignment
|
||||
* Fixed `input signed` ports of interface-using modules producing invalid
|
||||
declarations after inlining
|
||||
* Fixed inlining of interfaces and interface-bound modules containing port
|
||||
declarations tagged with an attribute
|
||||
* Fixed `` `resetall `` not resetting the `` `default_nettype ``
|
||||
|
||||
### Other Enhancements
|
||||
|
|
|
|||
|
|
@ -691,8 +691,8 @@ inlineInstance global ranges modportBindings items partName
|
|||
then idn instanceName
|
||||
else bit (idn instanceName) (Ident loopVar)
|
||||
|
||||
declDirs = execWriter $
|
||||
mapM (collectDeclsM collectDeclDir) items
|
||||
declDirs = execWriter $ mapM
|
||||
(collectNestedModuleItemsM $ collectDeclsM collectDeclDir) items
|
||||
collectDeclDir :: Decl -> Writer (Map.Map Identifier Direction) ()
|
||||
collectDeclDir (Variable dir _ ident _ _) =
|
||||
when (dir /= Local) $
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
interface Interface(i);
|
||||
input i;
|
||||
(* test *) input i;
|
||||
logic v;
|
||||
logic o;
|
||||
task tick;
|
||||
|
|
|
|||
Loading…
Reference in New Issue