mirror of https://github.com/zachjs/sv2v.git
6 lines
89 B
Systemverilog
6 lines
89 B
Systemverilog
|
module top;
|
||
|
|
wire a, b, x, y;
|
||
|
|
assign x = a | |b;
|
||
|
|
assign y = a & &b;
|
||
|
|
endmodule
|