mirror of https://github.com/zachjs/sv2v.git
5 lines
88 B
Verilog
5 lines
88 B
Verilog
|
module mod(output reg x, output wire y);
|
||
|
|
initial x = 1;
|
||
|
|
assign y = 1;
|
||
|
|
endmodule
|