mirror of https://github.com/zachjs/sv2v.git
5 lines
72 B
Systemverilog
5 lines
72 B
Systemverilog
|
module mod(output x, y);
|
||
|
|
initial x = 1;
|
||
|
|
assign y = 1;
|
||
|
|
endmodule
|